Karthik M 15CO221, Kapil Vashist 15CO123

National Institue of TECHNOLOLGY KARNATAKA  SURATHKAL

Implementation of SORTING ALGORITHMS ON GPU

Table of Contents

[PREFACE 3](#_Toc498855565)

[Karthik M 3](#_Toc498855566)

[Reduction 3](#_Toc498855567)

[Scan 3](#_Toc498855568)

[Sorting 3](#_Toc498855569)

[Kapil Vashist 4](#_Toc498855570)

[Sorting 4](#_Toc498855571)

[Link for the codes 4](#_Toc498855572)

[PARALLEL REDUCTION 4](#_Toc498855573)

[Source 4](#_Toc498855574)

[1. Parallel Reduction with Divergent Branching 5](#_Toc498855575)

[Algorithm 5](#_Toc498855576)

[Code 5](#_Toc498855577)

[2. Parallel Reduction with Strided Index and Non-Divergent Branching 5](#_Toc498855578)

[Algorithm 5](#_Toc498855579)

[Code 6](#_Toc498855580)

[3. Parallel Reduction by Avoiding Idle Threads 6](#_Toc498855581)

[Algorithm 6](#_Toc498855582)

[Code 7](#_Toc498855583)

[4. Parallel Reduction by Unrolling the Last Warp 7](#_Toc498855584)

[Algorithm 7](#_Toc498855585)

[Code 8](#_Toc498855586)

[Performance Comparison 8](#_Toc498855587)

[PARALLEL SCAN 8](#_Toc498855588)

[Source 8](#_Toc498855589)

[1. Naïve Parallel Scan 8](#_Toc498855590)

[Algorithm 8](#_Toc498855591)

[Code 9](#_Toc498855592)

[2. Naïve Parallel Scan with Double Buffering 9](#_Toc498855593)

[Algorithm 9](#_Toc498855594)

[Code 9](#_Toc498855595)

[3. Work Efficient Intra Block Scan 10](#_Toc498855596)

[Algorithm 10](#_Toc498855597)

[Code 10](#_Toc498855598)

[4. Performing Scan on Arbitrary Array Sizes 10](#_Toc498855599)

[Algorithm 10](#_Toc498855600)

[Code 11](#_Toc498855601)

[Sorting on the GPU 12](#_Toc498855602)

[1. Bitonic Sort 12](#_Toc498855603)

[Source: Fast in-place sorting in CUDA based on bitonic sort, Hagan Peters et al. 12](#_Toc498855604)

[Algorithm 12](#_Toc498855605)

[Code 13](#_Toc498855606)

[2. CUDPP Radix Sort 13](#_Toc498855607)

[Source: Designing Efficient Sorting Algorithms for Manycore GPUs, Satish et al. 13](#_Toc498855608)

[Algorithm 13](#_Toc498855609)

[Code 14](#_Toc498855610)

[3. Satish Radix Sort 14](#_Toc498855611)

[Source: Designing Efficient Sorting Algorithms for Manycore GPUs, Satish et al. 14](#_Toc498855612)

[Algorithm 14](#_Toc498855613)

[Code 15](#_Toc498855614)

[4. Satish Merge Sort 15](#_Toc498855615)

[Source: Designing Efficient Sorting Algorithms for Manycore GPUs, Satish et al. 15](#_Toc498855616)

[Algorithm 15](#_Toc498855617)

[Code 16](#_Toc498855618)

[5. Hybrid Vector Merge Sort 17](#_Toc498855619)

[Source: Fast Parallel GPU Sorting Using a Hybrid Algorithm, Erik Sintorn, Ulf Assarsson 17](#_Toc498855620)

[Algorithm 17](#_Toc498855621)

[Code 17](#_Toc498855622)

[6. Sample Sort 19](#_Toc498855623)

[Source: 19](#_Toc498855624)

[Algorithm 19](#_Toc498855625)

[Code 19](#_Toc498855626)

[7. Quick Sort 20](#_Toc498855627)

[Source: 20](#_Toc498855628)

[Algorithm 20](#_Toc498855629)

[Code 20](#_Toc498855630)

[Results of Sorting Algorithms 22](#_Toc498855631)

[Latency comparison 22](#_Toc498855632)

[Bandwidth Comparison 22](#_Toc498855633)

[Results of Reduction Algorithms 23](#_Toc498855634)

[Latency Comparison 23](#_Toc498855635)

[Bandwidth Comparison 23](#_Toc498855636)

# PREFACE

This document is written by Karthik M and Kapil Vashist as part of their Heterogenous Parallel Computing course project on the topic *Analysis of Various GPU Sorting Algorithms.*

The contribution by each of the authors is given below:

## Karthik M

### Reduction

All four algorithms

### Scan

All four algorithms

### Sorting

Bitonic sort

CUDPP radix sort

Satish Radix sort

Satish Merge sort

Hybrid Vector Merge sort

## Kapil Vashist

### Sorting

Sample sort

Quick sort

## Link for the codes

<https://github.com/mkarthik2597/GPU-Sorting-Algorithms>

# PARALLEL REDUCTION

Source: *Optimising Parallel Reduction in CUDA, Mark Harris, NVIDIA Developer Technology*

## Parallel Reduction with Divergent Branching

### Algorithm

A thread is allocated to every element in the input array. During the first pass, only the even threads are active in calculating a partial sum of its own value and its adjacent value in the input array. In the next iteration, every fourth element will calculate a partial sum and after that every eighth thread. This goes on till the entire sum of the array elements is stored in the first array element.

### Code



## Parallel Reduction with Strided Index and Non-Divergent Branching

### Algorithm

Each element is allocated a thread. In the first iteration, the threads of the first half of the block calculate the partial sum, in the next iteration the first quarter threads, the third iteration the first one-eighth and so on. This is achieved using reversed loop indexing

### Code



## Parallel Reduction by Avoiding Idle Threads

### Algorithm

Half of the threads were idle in the first loop of iteration. The number of threads are halved and each thread performs a single add before the start of the loop.

### Code



## Parallel Reduction by Unrolling the Last Warp

### Algorithm

In the above algorithm, control divergence occurs when the number of threads involved in calculating reduction becomes less than 32 (warp size). To improve performance, the last warp is unrolled.

### Code



## Performance Comparison

# PARALLEL SCAN

Source: *Parallel Prefix Sum (Scan) with CUDA, Mark Harris, NVIDIA Developer Technology*

## Naïve Parallel Scan

### Algorithm

This scan algorithm works only for block sizes which are equal to warp size. The scan is performed in place on the array. The time complexity is *O(nlgn)* and hence is not work-efficient

### Code



## Naïve Parallel Scan with Double Buffering

### Algorithm

Since the algorithm above was in place and hence limited to input size equal to warp size, double buffering eliminates this problem. However, this algorithm will run only on a single block of threads. The time complexity is *O(nlgn)* and hence is not work-efficient.

### Code



## Work Efficient Intra Block Scan

### Algorithm

This algorithm performs the scan operation in *O(n)* time. Balanced trees are used on the input data. The algorithm consists of two phases: an upsweep phase of reduction and a down sweep phase building the scan

### Code



## Performing Scan on Arbitrary Array Sizes

### Algorithm

The input array is divided into blocks that each can be scanned by a single thread block, scan the blocks and write the total sum of each block to another array of block sums. The block sums are again scanned generating an array of block increments that are added to all elements in their respective blocks.

### Code



### 

### 

# Sorting on the GPU


## Bitonic Sort

### Source: *Fast in-place sorting in CUDA based on bitonic sort, Hagan Peters et al.*

### Algorithm

This is a classical parallel algorithm for sorting. It sorts in time *O(nlg2n)*. A sequence is called Bitonic if it is first increasing, then decreasing. We start by forming 4-element bitonic sequences from consecutive 2-element sequence. We then concatenate the two pairs to form a 4 element bitonic sequence. Next, we take two 4 element bitonic sequences, sorting one in ascending order, the other in descending order (using the Bitonic Sort), and so on, until we obtain the bitonic sequence.

A sorting network is a fixed collection of comparison-switches, so that all comparisons and switches are between keys at locations that have been specified from the beginning. The Bitonic Sort is a sorting network and can be schematically represented as shown below:



### Code



## CUDPP Radix Sort

### Source: *Designing Efficient Sorting Algorithms for Manycore GPUs, Satish et al.*

### Algorithm

Let the input be an array of b-bit keys. The radix sort version implemented in the CUDA Data Parallel Primitive library (CUDPP) processes the keys 1-bit at a time from the least significant bit. For each bit, a histogram is prepared in the GPU. The histograms are then processed to determine the rank of each key in the output array. After b such passes, the output array becomes sorted.

### Code



## Satish Radix Sort

### Source: *Designing Efficient Sorting Algorithms for Manycore GPUs, Satish et al.*

### Algorithm

The CUDPP radix sort is not efficient when the arrays are in DRAM. For 32-bit keys, it will perform scatter operations that reorder the entire sequence. To reduce the number of global memory scatters, the digit size is increased to more than 1. Data blocking is done to maximize the coherence of scatters. Each block of data is transferred on to the shared memory and local sorting is done. This converts scattered writes to global memory into scattered writes to on-chip memory. The local sorting is done using local histograms. The local histograms are combined to form a global histogram used for global sorting.

### Code



## Satish Merge Sort

### Source: *Designing Efficient Sorting Algorithms for Manycore GPUs, Satish et al.*

*Advanced Parallel Algorithms, Lecture notes by Prof. Nodari Sitchinava*

### Algorithm

The input array is divided into blocks of elements, each of which will be loaded on the shared memory. The shared memory elements are sorted internally using bitonic sort. To simplify the parallel merge procedure, it is assumed that the arrays do not contain any duplicate elements. The sorted blocks are merged pairwise parallelly. If two sorted arrays A and B are to be merged, each thread is allotted one element and a binary search is done to find the rank of its element in the other array. The value of this rank combined with the rank in its own array will give the index to which the element in the output array belongs to.

### Code




## Hybrid Vector Merge Sort

### Source: *Fast Parallel GPU Sorting Using a Hybrid Algorithm, Erik Sintorn, Ulf Assarsson*

### Algorithm

The input listed is split into buckets of equal length using pivot points based on bucket sort. For simplicity in choosing the perfect pivot points, the input elements are ensured to be distinct. Each bucket is then divided into vectors of 4 elements, each of which is sorted using bitonic sort. The vector arrays are then pairwise merged using a custom vector merge sort. Sorting on an array of 4 element vectors improves the speed of memory reads 4 times compared to merge sorting on single floats.



### Code



## Sample Sort

Source:

<http://www.ipdps.org/ipdps2010/ipdps2010-slides/session-05/gpusample.pdf> <https://arxiv.org/pdf/0909.5649.pdf>

### Algorithm

Code



## Quick Sort

### Source:

<http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.156.9622&rep=rep1&type=pdf>

### Algorithm

GPU-Quicksort is designed to take advantage of the high bandwidth of GPUs by minimizing the amount of bookkeeping and interthread synchronization needed. It achieves this by:

1. using a two-pass design to keep the inter-thread synchronization low,
2. coalescing read operations and constraining threads so that memory accesses

are kept to a minimum. It can also take advantage of the atomic synchronization primitives found on newer hardware to, when available, further improve its performance.

### Code



# Results of Sorting Algorithms

## Latency comparison

## Bandwidth Comparison

# Results of Reduction Algorithms

## Latency Comparison

## Bandwidth Comparison